Abstract-DC electric springs (DCES) are emerging technologies for the (i) regulation of mains voltage against the intermittent renewable generations and (ii) harmonic cancellation in dc microgrids. When conventional converter topologies (e.g., half-bridge or full-bridge converter) are adopted as DCES, the battery storage of the DCES has to process both the dc power and the ac harmonic power. The pulsating ac power can severely reduce the lifetime of the battery. To address this issue, a hybrid-DCES (H-DCES) is proposed in this paper to perform (i) and (ii) in a decoupled manner. With a modified topology and control method, the H-DCES can divert the ac current to the ground and retains the function of manipulating noncritical load for dc voltage regulation. The immediate benefits of this H-DCES are the reduction of storage capacity and a prolonged lifetime of the battery. Both the operating principle and the mathematical model of the proposed H-DCES are analyzed in this paper. A prototype of the H-DCES is practically tested in a 48-V dc grid. The experimental results show that the H-DCES can realize the decoupled operation of dc voltage regulation and harmonic cancellation. Simulation studies further demonstrate that the H-DCES requires less storage capacity than its counterparts.
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I. INTRODUCTION

D
C MICROGRIDS have been considered as a promising grid system to host the increasing amount of electronic loads (ELs) and renewable energy sources (RESs) [1] . Its advantages of needing fewer power processing stages for dc power delivery, easy integration of RES, and simple control of power flows can enhance the conversion efficiency, reliability, and profit margin of the grid. Nevertheless, large penetration of intermittent RES and converter-interfaced ELs can cause voltage instability issues in forms of 1) dc voltage fluctuation and 2) voltage harmonics at the point of common coupling (PCC).
Reported technologies of alleviating the voltage fluctuation at the PCC can be generally categorized as follows:
1) implementation of a battery energy storage system (BESS) [2] - [4] ; 2) generation side management (GSM) [5] - [7] ; 3) demand side management (DSM) [8] , [9] . The BESS is effective in buffering the intermittent generation of RES but is expensive and environmentally detrimental. For GSM, although the curtailment of the peak generation of RES can alleviate the overvoltage condition and reduce the necessary storage capacity, the operation of RES away from the maximum power point works against the objective of harvesting the most clean energy and increases the payback time. The DSM is a cost-effective solution that can potentially achieve the most significant reduction of storage capacity via the active adjustment of certain adaptive loads to follow the availability of generations [10] . Typical implementations include time-of-use tariff, load scheduling, and different configurations of smart load [9] .
Active power filters (APFs) can accurately compensate the harmonics with programmable equivalent impedance and reduced passive component size [11] . One way of implementations is to integrate the APF function into the existing available power converters in the dc grid by adding ancillary circuits (extra reactive components or switches [12] - [14] ) and modifying the corresponding control algorithms [15] . These methods enable multiplex use of power circuits and hence reduce component counts. However, the system reliability can be affected due to reduction of circuit redundancy. The other approach is to deploy dedicated power converters for power conditioning. Both series APF [16] and shunt APFs in different topologies (buck [17] , buck-boost [18] , [19] , and isolated converter [20] ) have been reported. These solutions guarantee a sufficient redundancy for the system. However, both the integrated and the dedicated APF solutions use small capacitors to store the harmonic power and cannot provide a long-term real power support. Therefore, in most of the reported works [12] , [13] , [16] - [18] , [20] , their functions are limited to reduce harmonic ripples.
DC electric springs (DCES) have been proposed as an on-site voltage regulation technology for dc microgrids [21] - [23] . It includes a series type [series ES shown in Fig. 1(a) ], which is essentially a bipolar-voltage-output and bidirectional-current-flow converter connected in series with a noncritical load (NCL), and shunt type [shunt ES shown in Fig. 1(b) ], which is a unipolarvoltage-output and bidirectional-current-flow converter directly connected to the PCC. Both types of DCES can provide a longterm real power support and perform the harmonic cancellation. Their performances in regulating the PCC voltage are concluded in Table I . In the concurrent operations of (i) dc voltage regulation and (ii) harmonic cancellation, the batteries of both types of DCES have to store the pulsating harmonic power, which will shorten the lifetime of batteries [24] - [27] . In this paper, a new version of the DCES termed as the hybrid-DCES (H-DCES) is proposed to overcome this drawback by decoupling the operations of (i) and (ii). With a simple linear controller, the H-DCES can reduce the storage capacity by retaining the core function of real-time DSM and extend the lifetime of batteries by diverting the harmonic currents from the battery branch to the ground. Fig. 2(a) shows the circuit schematic of the proposed H-DCES. Different nodes are denoted to indicate the current direction and voltage polarity. The H-DCES has three terminals, namely, the m-node connected to the PCC, c-node connected to the anode of the NCL, and o-node connected to the ground. The unstable dc source V s consists of a time-varying voltage V S and a harmonic-ripple voltage v s , which can be expressed as
II. OPERATING PRINCIPLES AND LIMITATIONS OF THE H-DCES
A. Basic Operating Principles
(1) Fig. 2 . Schematics of (a) H-DCES and (b) equivalent circuit of (a). The duty ratios of bridge branches p (S 1 and S 2 ) and n (S 3 and S 4 ) are defined as D p and D n . Then, the Kirchhoff's Voltage Law (KVL) functions along loops of cntho and mptho can be written as
Rearranging (2) leads to
By averaging all variables over a switching cycle T s , the equivalent circuit of Fig. 2 (a) can be derived as shown in Fig. 2 
(b).
Since the equivalent series resistances (ESRs) of the film capacitors are very small, they are neglected in the subsequent analysis. According to (3), the two bridge branches can be replaced by two controllable voltage sources V p and V n , which can be mathematically expressed as
Considering the ESRs of inductors, the KVL function along the loop of mpnc, as shown in Fig. 2 (b), can be derived as
The power of NCL can be expressed as
Similarly, the KVL function along the loop of mtho can be derived as
The current of I sm drawn by the H-DCES from the system can be written as
Equation (5)- (7) can be used to analyze the fundamental operating principles of the dc voltage regulation and the decoupled harmonic cancellation: 1) Equation (5) indicates that the error of duty ratio Δd = D p − D n can be used to control the dc voltage V M C . Equation (6) further indicates that V M C can be used to manipulate the power of NCL to follow the availability of generation. Such a "demand-following-supply" operation can help to regulate the dc voltage fluctuation induced by the RES at the PCC.
2) The operation of harmonic cancellation of the H-DCES can be analyzed by using (7) . D p can be used to modulate the current flowing through inductor L h . Once I ho is controlled to follow the harmonic current amidst I sm , the harmonics in the mains voltage can be removed. When both functions are simultaneously activated, the operating states of the circuit can be expressed as
The resonance among C 1 , C 2 , and L h will divert i sm to the ground. In the meantime, the voltage variation of V M O is compensated by the active adjustment of I NC . 
B. Operating Boundary
According to the volt-second balance of L h ,
Since v m o is negligible compared with V M O , the limitations of V th and V bh can be derived from (10) as
By applying small-signal analysis on (7) and neglecting the dc voltage drop on the inductor L h , (7) can be decoupled as
In (12b), v m o and r h i ho are negligible as compared with other terms. Thus, d p V B can be modulated to make C 1 , C 2 , and L ho resonate at the harmonic frequency. By doing so, the harmonic power will be stored in C 1 , C 2 , and L h . According to (11) and (12), a phasor diagram can be plotted, as shown in Fig. 4(a) , to illustrate the operation principle of the harmonic cancellation of the H-DCES. The black circle shows the operating range of the H-DCES for harmonic cancellation. The radium of the circle is determined by V th . The center of the circle is determined
The upper and lower boundaries indicated by the two red lines are derived from (11) . In the modulation of D p , the operating range (black circle) cannot exceed both the upper and lower boundaries (red boundaries) in order to comply with (11) . When performing the harmonic cancellation, D p can be expressed as
where T h and ϕ are the period of i sm and the initial phase angle, respectively. In the decoupled operation, Δd = D p − D n will be a dc signal and D p,n can be plotted as shown in Fig. 4(b) . Considering 0 ≤ D p,n ≤ 1, it can be derived that
where 
To enhance the harmonic cancellation ability of the H-DCES, three approaches can be taken, namely a) increasing C 1 and C 2 to reduce the radius ( v th ) of the circle at the expense of increasing the component size; b) increasing V B to enhance the permissible operating range at the expense of increasing the voltage stress; and c) ensuring
Compared with the other two, method (c) is the most cost effective.
III. DETERMINATION OF THE MINIMUM CAPACITANCE FOR HARMONIC STORAGE
In the steady-state operation of voltage regulation, (5) can be rewritten as
Combining (12a), (15) , and (16) leads to
According to (11) and (17), the maximum amplitude of v th can be calculated using
In the simultaneous operation of dc voltage regulation and harmonic cancellation, (19) can be used to calculate V th by combining (13) and (17):
By 
By letting C 1 = C 2 = C, E th and E bh can be plotted as shown in Fig capacitors is higher during the load boosting condition. Thus, the design of harmonic power storage capacitance should at least satisfy the simultaneous operations of load shedding and harmonic cancellation. The harmonic power is defined as
where P max H is the amplitude of the harmonic power. Therefore
By combining (19) with (22),
When V M C > 0, (18) becomes
Since V M C ≤ V F and that V M O will be regulated at V ref , the minimum capacitance for harmonic storage can be derived by combining (23) and (24) to give 
Based on (18) and (23), Fig. 6 can be plotted to illustrate the change of the required capacitance for harmonic storage against the variation of V F and V B when the H-DCES is operated to absorb a harmonic power of p h = 30 sin(200 πt) W in a 48-V dc grid. As shown in Fig. 6 , when V M C = 0 V, the required C is minimum. Besides, it is confirmed that the required C for the load shedding condition (V M C > 0) is larger than that of the load boosting condition with the same V F . In addition, Fig. 6 can reflect the tendency of the minimum capacitance C min with respect to the change of V F in 48-V dc grids. C min increases with the increase of V F . This means that a wider voltage manipulation range of NCL will lead to an increase in the harmonic storage capacitance. Comparing different traces in Fig. 6 , it can be concluded that C min decreases as V B increases. Therefore, a higher battery voltage can lead to a reduction in the harmonic storage capacitance.
IV. DESIGN OF THE POWER DECOUPLING CONTROLLER
The block diagram of the complete H-DCES system is shown in Fig. 7 . The controller of the H-DCES consists of a harmonic cancellation control loop and a dc voltage regulation control loop. Only the mains voltage is sensed and fed back for control. The dc mains voltage error will contain a dc component V E and an ac component v e . They are fed to the corresponding compensators. The transfer functions used to describe the circuit of H-DCES are given in (27) . The transfer functions of the system impedance Z sys and current disturbance I dis are treated as unknown parameters
A. Control Loop for Harmonic Cancellation
To achieve harmonic cancellation, the voltage error V e is fed to a first-order high-pass filter G HPF , which has a transfer function of
where f HPF is the cutoff frequency of the high-pass filter. The filtered v e is fed to the harmonic compensator G PR , which has a transfer function of
G PR is essentially a quasi-proportional-resonant (quasi-PR) controller. By setting the resonant frequency ω i at the frequency of the unwanted harmonics, the H-DCES will be controlled to have a near-zero impedance at the harmonic frequency and the harmonic current will be diverted to the ground through the H-DCES. The resonant gain K Ri should be sufficiently large to ensure a high gain at the harmonic frequency. The bandwidth at the resonant point is determined by ω C i 2π . The v e to v m o openloop transfer function for the harmonic cancellation operation can be derived as
To place d p in the middle of the modulation range, the ac modulation index d p is added by 0.5 according to (15) . In such a way,
B. Control Loop for Voltage Regulation
For voltage regulation, V e is sent to G LPF to remove the harmonic component v e . G LPF is essentially a first-order low-pass filter, which can be expressed as
where f LPF is the cutoff frequency of the low-pass filter.
To separate the frequency bands of the two controllers, the specification of f LPF , f HPF , and ω i must satisfy
The dc voltage error V E will be fed to a PI controller G PI to generate the dc modulation signal Δd/2. Δd/2 is added to the output of the harmonic cancellation loop to generate the duty ratio of bridge branch p. 
Based on the system parameters shown in Table III , the control parameters are configured as shown in Table II . Here, ω i is set to be 200π rad/s to make G PR resonate at 100 Hz. ω C i is set to be 7 to have a nearly 1-Hz bandwidth at the harmonic frequency. Both f HPF and f LPF are configured at 20 Hz to separate the operating frequency of harmonic cancellation and dc voltage regulation. The corresponding Bode plots are shown in Fig. 8 . As illustrated, the operating frequency band of l LB and l HF are separated. l LB has a high gain at the dc region and a low gain at 100 Hz, while l HF (s) has a high gain at the 100 Hz and a low gain at the dc region.
V. EXPERIMENTAL AND SIMULATION RESULTS
The experiment setups of 48-V dc microgrids are shown in Fig. 9 . The circuit schematic of the proposed H-DCES is shown in Fig. 2(a) . The specifications of the hardware implementations shown in Figs. 2(a) and 9 are listed in Table III . As shown in Fig. 9 , a single-phase inverter supplying a resistive load R AC is set up to generate a double-line frequency harmonics (100 Hz) at the PCC. The voltage of the dc source V G is controlled to emulate an unstable dc mains voltage caused by intermittent renewable generations. The H-DCES, the series ES, and the shunt ES are controlled by a digital signal processor (DSP) TMS320F28069.
The first experiment verifies the concurrent and decoupled operations of the H-DCES in performing dc voltage regulation and harmonic cancellation. The second experiment examines the function of the H-DCES in reducing the harmonic current in the battery. The third experiment illustrates the transient responses of the H-DCES with respect to step changes of dc supply voltage. One simulation is conducted to demonstrate that the H-DCES requires a smaller storage capacity as compared to the other two counterparts (series ES and shunt ES) in achieving the same amount of voltage regulation. All experimental and simulation results of the ac signals are recorded in peak-to-peak values unless otherwise specified.
A. Decoupled Operation of Voltage Regulation and Harmonic Cancellation
In this experiment, V G is set at 52.14 V. The experiment is conducted in the following sequence.
1) The control of the H-DCES is not activated.
2) The H-DCES is activated to perform only the dc voltage regulation.
3) The H-DCES is activated to perform only harmonic cancellation. 4) The H-DCES is activated to perform both functions. The corresponding experimental results are given in Fig. 10(a)-(d) , respectively.
In the uncompensated system, the mains voltage V m o [orange trace in Fig. 10 In the second stage, after the voltage regulation control loop is activated, the H-DCES generates a dc compensation voltage of 9.65 V [V M C , left green trace in Fig. 10(b) ], and the bus voltage V M O is restored to 47.9 V [orange trace in Fig. 10(b) ]. Comparing the dc voltage of C 1 (V th ) in Fig. 10(a) with that of Fig. 10 Fig. 10(a) with that in Fig. 10(c) , it can be seen that a small amount of ac voltage (2.5 V) appears at V m c . This is caused by the parasitic ESR and inductance along loop mpn, as shown in Fig. 2(a) .
In the last stage, as shown in Fig. 10(d) , when both the PI and PR controller are activated, the voltage ripples are eliminated 
B. Reduction of Harmonic Current in the Battery
In this experiment, a comparison study is conducted to demonstrate the advantage of the H-DCES over other two counterparts (series ES and shunt ES) in reducing the harmonic currents in the battery. V G is set at 52.7 V and the inverter is generating 2.6-V 100-Hz voltage ripples at the dc bus. C 1 and C 2 are set to be 50 μF. The series ES, the shunt ES, and the H-DCES are individually activated to regulate the bus voltage to 48 V. The measured experimental results are recorded in Fig. 11(a)-(c) . Here, I tb refers to the current flowing through the battery from the anode to the cathode.
As shown in Fig. 11(a) , the series ES generates an ac compensation voltage v m c = 44.4 V to make the NCL current contain an ac component, so that the harmonic power can be dissipated on NCL. The battery of the series ES processes a pulsating current as indicated by the blue trace shown in Fig. 11(a) . The results of fast Fourier transformation (FFT) analysis show that the battery current contains a 622 mA (around 1.76 A peak-topeak), 100-Hz ac component. This pulsating battery current can cause a detrimental effect on the battery lifetime.
As shown in Fig. 11(b) , with the shunt ES activated, the shunt ES is absorbing a dc current of 180 mA and a 100-Hz ac current of 1.75 A (green trace). From the frequency spectrum graph of I tb shown in Fig. 11(b) , the battery is absorbing an ac current of 458 mA in RMS. Still, the filtered harmonic current will flow into the battery.
From the results given in Fig. 11(c) , it can be observed that the ac current drawn by the H-DCES (i sm ) is identical to the current (i ho ) flowing through the inductor L h . This indicates that the H-DCES directs the harmonic current to flow straightly to the ground without entering the battery. The frequency spectrum of the battery current i tb shown by purple trace in Fig. 11(c) further demonstrates the effective attenuation of harmonics in the battery current. The maximum ac ripple is 93 mA at 200 Hz in RMS and the 100-Hz harmonic current is even lower than 40 mA in RMS.
The experimental data are summarized and compared as shown in Table IV . In achieving the same dc voltage and harmonic regulation, the H-DCES will have much smaller harmonics in the battery current. Thus, it shows a strong potency in reducing the harmonic current in battery.
C. Dynamic Response of the H-DCES
In this experiment, the H-DCES is activated to perform both the dc voltage regulation and harmonic cancellation. The dc supply voltage is initially set to be 52.67 V and the dc component 
D. Reduction of Storage Capacity
The system schematics of the simulated 380-V dc microgrids are shown in Fig. 9 and the corresponding specifications are listed in Table V . The supply voltage is programmed to fluctuate randomly between 418.7 and 426.3 V for a period of 10 s. A 6-kW single-phase inverter is set up to further destabilize the grid by consuming a pulsating dc power. The series ES, the shunt ES, and the proposed H-DCES are implemented individually to regulate the bus voltage to 380 V.
The measurements in Fig. 13(a) show the uncompensated mains voltage, which has a variation from 376.3 to 383.1 V and a 100-Hz ac fluctuation of 30 V (peak-to-peak). The results in Fig. 13(b) indicates that the series ES, the shunt ES, and the H-DCES are capable of regulating the unstable mains voltage to 380 V. The comparison of battery storage capacity among the series ES, the shunt ES, and the H-DCES can be observed from Fig. 13(c) and (d) . The series ES requires the largest storage capacity. As shown in Fig. 13(c) , to properly address the issues of dc voltage fluctuation and harmonic contamination at the PCC, the series ES has to continuously deliver energy to make the NCL consume the ripple power. Thus, a 50-kJ storage capacity is necessary to support the reliable operation of the series ES. This capacity requirement is 25 times larger than that required by the shunt ES and the H-DCES in achieving the same compensation outcome. The results shown in Fig. 13(d) further indicate that the H-DCES requires even less storage capacity than a shunt ES does. The reason of this capacity reduction is that unlike shunt-ES that depends on the battery as the only source to process active power, the H-DCES can make use of both the adaptive NCL and battery to form a combined power processing mechanism.
VI. CONCLUSION
In this paper, a hybrid-DCES is proposed for the voltage regulation in dc grids. It synthesizes the advantages of both types of DCES: 1) it can realize simultaneous operations of dc voltage regulation and harmonic cancellation; and 2) it can reduce the required storage capacity through the active interaction with the NCL. Besides, the hybrid-DCES can decouple the operations of the two functionalities, which leads to a reduction of battery pulsating current. This will lead to an extended battery lifetime. Although an extra harmonic filtering inductor is required to form an alternative path for the harmonic current, it is still cost effective and practical to be implemented. Hence, the proposed H-DCES can be an effective technology for the voltage regulation in dc grids.
